Match List I (computing systems) with List II (working/output)
| List I | List II |
|---|---|
| (A) Half Adder | (I) Has n inputs and 2ⁿ outputs |
| (B) Decoder | (II) CPU storage unit |
| (C) Register | (III) Used to store program at runtime |
| (D) Main memory | (IV) 2-bit addition circuit |
Pick an option to check yourself, or open the answer below.
Show answer & explanation
Correct answer: C. (A)-(IV), (B)-(I), (C)-(II), (D)-(III)
Explanation
A half adder adds two bits (A-IV). A decoder has n inputs and 2ⁿ outputs (B-I). A register is a CPU storage unit (C-II). Main memory stores the program at run time (D-III).More Computer System Architecture questions
- Consider the following statements regarding combinational and sequential circuits. (A) The output of a combinational circuit depends only o…
- Arrange the following steps in the proper sequence for simplifying a Boolean function using a Karnaugh map (K-map). (A) Identify and group…
- Match List I (Counter) with List II (uses/working)List I List II (A) N-bit Ring Counter (I) Uses universal clock (B) Synchronous Counter (I…
- Consider the following statements regarding special-purpose registers. (A) The Program Counter (PC) keeps track of the next instruction to…
- A multiprocessor system with 16 processors is used to execute a parallelizable task. The serial portion of the task takes 200 clock cycles…
- Arrange the given steps required for a Direct Memory Access (DMA) transfer in the correct order. (A) Initiate DMA transfer request (B) Tran…