A CPU has a 5-stage pipeline with stages Fetch (F), Decode (D), Execute (E), Memory (M) and Write-back (W). Each stage takes one clock cycle. Assume there are no pipeline stalls and the pipeline is initially empty. How many clock cycles are required to complete the execution of 10 instructions?

1. A10
2. B14
3. C15
4. D19

Pick an option to check yourself, or open the answer below.