A 4-stage pipeline has stage delays of 150, 120, 160 and 140 ns. Registers between the stages have a delay of 5 ns. Assuming a constant clocking rate, the total time required to process 1000 data items is
Pick an option to check yourself, or open the answer below.
Show answer & explanation
Correct answer: B. 165.5 μs
Explanation
Clock = max stage + register = 160 + 5 = 165 ns. Time = (4 + 999) × 165 ns = 165,495 ns ≈ 165.5 μs (the paper prints the unit as ms).More Computer System Architecture questions
- Match List I with List II. Choose the correct answer from the options given below:List I List II A. Stack overflow I. Software interrupt B.…
- A magnetic tape drive has a transport speed of 200 inches per second and a recording density of 1600 bytes per inch. The time required to w…
- Statement I: Consider the 20-bit 'branch' microinstruction format: F1 (3 bits) | F2 (3) | F3 (3) | CD (2) | BR (2) | AD (7), where F1, F2,…
- Level – 0 DFD is also called as:
- Given two statements: Assertion A: Validity checks real need of system users Reason R: Completeness checks system user defined requirements…
- If every requirement can be checked by a cost-effective process, then SRS is called